Abstract-Conventional scan design imposes considerable area and delay overheads. To establish a scan chain in the test mode, multiplexers at the inputs of flip-flops and scan wires are added to the actual design. We propose a low-overhead scan design methodology that employs a new test-point insertion technique. Unlike the conventional test-point insertion, where test points are used directly to increase the controllability and observability of the selected signals, the test points are used here to establish scan paths through the functional logic. The proposed technique reuses the functional logic for scan operations; as a result, the design-fortestability overhead on area or timing can be minimized. We show an algorithm that uses the new test-point insertion technique to reduce the area overhead for the full-scan design. We also discuss its application to the timing-driven partial-scan design.
I. INTRODUCTION
A UTOMATIC test pattern generation (ATPG) for sequential circuits is a difficult problem because of the lack of direct controllability of the present state lines and direct observability of the next state lines. To enhance testability, design-for-testability (DFT) techniques aimed at improving controllability and observability of the state lines have been proposed, such as full scan [5] , [15] , [31] and partial scan [2] , [4] , [6] , [9] , [11] - [13] , [18] , [24] , [29] . Both scan techniques facilitate testing of a sequential circuit by interconnecting the selected flip-flops into a shift register during the test mode to control and observe the state lines directly. The complexity of ATPG is therefore reduced. However, the area and delay overheads imposed by conventional scan insertion can be significant due to the extra multiplexers in the scan flipflops (assuming the multiplexed D flip-flops are used) and the routing area for the scan chains.
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M. Tien-Chien Lee is with Avant! Corp., Fremont, CA 94538 USA. Publisher Item Identifier S 0278-0070(98)06763-3. by appropriately inserting two-input AND gates or two-input OR gates with a common test input. Note that unlike the conventional test-point insertion, where test points are used directly to increase the controllability and observability of the selected signals, the test points are used here to establish scan paths through the functional logic. The main idea is illustrated in Fig. 1 . Fig. 1 (a) shows a portion of a sequential circuit, where the boxes represent flip-flops. By inserting the test point at the output of and setting the primary input to zero during the test mode, a scan chain can be formed through the functional logic, as shown in the dotted line in Fig. 1(b) . In this example, we established a partial-scan chain involving three flip-flops using the functional logic. The area overhead is a two-input AND gate, while the conventional scan design would require two multiplexers.
In our method, the cost of inserting a test point is one AND (OR) gate and a connection from the test input , while converting a flip-flop into a multiplexed scan flip-flop requires a multiplexer, a connection from another flip-flop, and a connection from the test input . Inserting test points is advantageous in terms of area, if test points can successfully establish or more scan paths. A scan path here is defined as a physical path between two flip-flops that can be fully sensitized in the test mode. Moreover, the method of inserting test points could be applied for the timing-driven scan design. For example, we can add test points away from the critical paths while still being able to establish scan paths through the critical nets.
0278-0070/98$10.00 © 1998 IEEE We discuss two applications of using the test-point insertion technique for the scan design. First, we consider the full-scan design environment, where the effects of inserting test points are examined globally. The goal is to establish as many scan paths and use as few test points as possible. The advantage of our technique in this application is the area overhead reduction. Next, we consider the partial-scan design environment. The objective is to break cycles without degrading the performance of the design. In partial-scan design, flip-flops are selected sequentially by the cycle-breaking algorithms [20] , [24] . If timing constraints cannot be met after converting the currently selected flip-flop into a multiplexed scan flipflop, the test-point insertion technique can be applied to move the test circuitry away from the critical path to avoid timing degradation.
This paper is organized as follows. Section II reviews previous works and defines terminology. Section III discusses our test-point insertion technique and its application in the full-scan design environment. Section IV shows a method to combine the conventional multiplexer insertion and the testpoint insertion techniques for the timing-driven partial-scan design. Section V discusses the test methodology and ATPG. Section VI concludes and discusses possible future work.
II. REVIEW AND TERMINOLOGY
To improve the ATPG fault coverage, a technique of testpoint insertion was proposed in [17] . The idea was to insert a set of test cells into a circuit to improve the observability and controllability of some internal signals. The size of a test cell may be large, and the compound effect of adding such cells may result in significant area overhead (a test cell requires at least one flip-flop and two multiplexers). Our test point is simply a two-input AND gate or a two-input OR gate, and the purpose of inserting test points is to establish a scan chain, which in turn makes scanned flip-flops fully observable and controllable.
A method to create scan programmable logic array (PLA) designs with standard flip-flops and modified combinational part of the sequential circuit was described in [28] . Another method in which an easily testable state transition graph (STG) (test machine) is superimposed on the design STG (target machine) and then the composite STG is synthesized was proposed in [3] . The work in [7] and [30] , presented algorithms to reduce scan overhead by attempting to merge scan multiplexers into the functional logic during logic synthesis. In [14] , the concept of embedded scan was proposed, where attempts were made to embed the multiplexers for scan into the logic immediately preceding the scan flip-flops. In [21] , a partition and resynthesis method is proposed to embed a test machine into the circuit under test such that all states are reachable and observable by predetermined sequences. It can also produce lower overhead testable circuits than the corresponding fullscan designs. However, the DFT design environment we are interested in is at the end of logic design flow, where major netlist changes by logic resynthesis are not allowed. In [25] , a scan design methodology called free scan was proposed, where by setting appropriate values at primary inputs during the test mode, some combinational paths between flip-flops can be sensitized. Thus, a portion of the scan chain can be established without any DFT overhead. For highly sequential or pipelined circuits, however, it is quite possible that the primary inputs do not have sufficient influence on the internal logic to establish cost-free scan paths. In this paper, we further extend the concept of free scan and incorporate the test-point insertion technique to establish scan paths through functional logic.
We define some terminology used in the following discussion. A connection is specified by a pair of gates , where is 's fan-in. A path is specified by a sequence of gates , where is 's fan-in. Side inputs of a path are a set of connections whose 's are on the path while 's are not. Given a gate and one of its fan-ins , we say that the constant value is a sensitizing value for the connection if setting to does not determine the value of . On the other hand, if it does, is called a controlling value.
For static timing analysis, we adopt the timing models used in [1] , where the delay across a gate is modeled linearly by its block delay, driving power, and load as follows:
where load is the total capacitive load driven by this gate. The parameters block(g) and drive(g) are given by the technology library.
The arrival time of a gate is defined as the latest time at which a signal switches from low to high or high to low. The required time of a gate is defined as the latest time at which a signal must switch from low to high or high to low in order to meet the timing constraint. By static timing analysis, the arrival time can be computed from inputs toward outputs in linear time in terms of the circuit size. Given the desired cycle time, the required time can also be computed from outputs toward inputs in linear time. We define the slack time of a gate as the difference between the required and the arrival times. A gate's slack time determines how much extra delay can be added to the gate's output without degrading the overall performance of the circuit. The slack times of all gates have to be nonnegative to guarantee correctness of the circuit for a given cycle time.
III. TEST-POINT INSERTION
Suppose that a pair of flip-flops is connected by a combinational path. To include this path in a scan chain, all of the side inputs along this path have to be disabled. In other words, we have to set the values of side inputs on the path to sensitizing values. If a value of zero is desired at a connection to disable it during the test mode, we insert a two-input AND gate at with the test input as one of its inputs. The value of is assumed to be one in the normal mode and zero in the test mode. On the other hand, if a value of one is desired, we insert a two-input OR gate with as one of its inputs, where is the negation of . To establish a scan path between two flip-flops may require more than one test point. The number of side inputs along a selected combinational path is an upper bound on the requirement of the number of test points for establishing a scan path through the selected path.
In general, assigning a constant value at a connection (by inserting a test point) may potentially disable more than one side input because its value may imply values at other connections. As a result, to utilize this methodology efficiently, we analyze the circuit's topology and determine the global effect of inserting a particular test point. The objective is to decide at which connections test points should be inserted and what constant values they should have, so that we can establish as many scan paths as possible with as few test points as possible.
A. Test-Point Insertion for Full-Scan Design
For the full-scan design, all the flip-flops have to be scanned. The goal here is to use the test-point-insertion technique to establish as many scan paths (through functional logic) with as few test points as possible, and then use the conventional scan conversion (multiplexer insertion) for the remaining unestablished scan paths in order to have a connected scan chain. We developed an algorithm called TPGREED for this purpose. TPGREED examines the combinational paths between flip-flops in the circuit and then, in a greedy way, sequentially inserts the test points with appropriate values. During the insertion, all the possible candidate locations are sorted according to their potential contributions in establishing scan paths. The details of the algorithm are as follows.
Given a sequential circuit, first we build a sparse matrix , where the entry represents a set of combinational paths from flip-flop to . There might exist a large number of paths in the circuit, and in general, it is more costly to establish a scan path using a combinational path with a large number of side inputs. Our heuristic limits the number of considered paths and records only those paths with a number of side inputs smaller than a user-specified upper bound to save the computation time.
Given a combinational path in , let denote the number of side inputs along this path. During the iteration of test-point insertion and the forward implication of the assigned constants, side inputs of might have sensitizing, controlling, or unknown values. If there exists a side input having a controlling value, it will be impossible to build a scan path through it. We call such a path a nullified path and remove it from . On the other hand, if there is no side input with a controlling value, we use to denote the number of side inputs with an unknown value. To make a path become a scan path, all the side inputs must have a sensitizing value. The gain of setting one of the side inputs to a sensitizing value is . Notice that for each path , the number does not change, while is decreasing during the process. When is reduced to zero, the path successfully becomes a scan path. Given a connection , if we insert a test point with the value at , forward implication of at may imply new values at some connections in 's fan-out cone. We denote them as . Some of the 's are controlling while others are sensitizing values. With these new implied constant values, the paths passing through or will be nullified because the data cannot go through these paths without being altered. Also, paths with or 's as side inputs and or 's as controlling values will be nullified. On the other hand, paths with or 's as side inputs and or 's as sensitizing values will have their 's reduced. We denote the set of such paths as . Thus, the gain of inserting a test point with a value on is as follows:
where is the number of flip-flops. We sum the contribution of making flip-flops as a part of the scan chain. Among all the paths in 's ending at a flip-flop , we choose the maximal contribution instead of their summation because our objective is to establish exactly one path from some flip-flop to flip-flop in the scan chain. Based upon the cost function in (1), we can iteratively choose a connection and a value with the highest gain as a test point and update the entries in the matrix by removing the nullified paths. During the iteration of the greedy insertion process, if the scan path is established, we record this path as part of the final scan chain. Since the scan chain has to be acyclic, we also remove some entries if adding the path to the scan chain would result in a cycle. For example, consider a sequential circuit with four flip-flops and . Suppose that we have already established a path . Assume that adding a new test point will establish a scan path . Besides recording this new scan path in the scan chain, we remove because the path would result in a cycle . Also, we have to remove all 's and 's since each flip-flop in the scan chain should have only one incoming and one outgoing edge.
B. Input Assignment
After performing the greedy insertion procedure described above, we know exactly at which connections (i.e., ) test points should be inserted and also what values (i.e., ) they should have. Before physically inserting AND (for value zero) or OR (for value one) gates, we make an attempt to induce as many of the proper values as possible at the connections by assigning appropriate values at the primary inputs to avoid inserting unnecessary test points. We call this input combination the enabling vector. For example, Fig. 2 shows a portion of a sequential circuit, where and are primary inputs. Assume that the greedy procedure decides to insert test points at connections and with values zero and one, respectively, to establish two scan paths and .
The desired values at and cannot be produced solely by applying an input vector (no input vector can produce and ). However, we can use appropriate values at primary inputs to produce one of the desired constants (e.g., , or and , or and ) and use a test point to achieve another desired constant. In general, an optimization algorithm is required to decide the optimal input assignment in order to maximize the number of test points which can be set up freely. We adopt the algorithm described in [25] for this purpose.
C. Overall Algorithm
The overall algorithm is shown in Fig. 3 . Besides the circuit, the user provides two extra parameters and gain . The parameter is used to limit the number of side inputs for paths considered in establishing scan paths. During the iterative process, some scan paths will be established. Besides adding them as a portion of the scan chain, we also have to make sure that the subsequent insertion will not destroy the established scan paths. The procedure is used for this purpose. The other parameter gain is used to terminate the algorithm when the highest gain computed by (1) for all candidate connections is smaller than gain . This is used to avoid the case that the number of subsequently inserted test points is larger than the number of established scan paths.
In our current implementation, after a test point is inserted into a circuit, we recompute the gain of inserting a test point at each connection ( ) before inserting the next one. The procedure determines the values at the primary inputs to reduce the number of required test points (as discussed in Section III-B). Moreover, since the insertion is iterative, the exact effect of inserting a test point cannot be computed until the end of the entire insertion process. As a result, there might exist redundant test points. At the last stage, we remove redundant test points.
D. Experimental Results
We tested the proposed test-point insertion method on a number of ISCAS89 and MCNC91 sequential benchmarks. All circuits are optimized by SIS script and mapped using technology libraries and for minimal area. In the current implementation, we can only handle primitive gates, including INV, AND, OR, NAND, and NOR gates. The extension to complex gates is not difficult, but it requires more programming efforts.
The results of test-point insertion are shown in Table I , where we report the number of flip-flops in the circuit (A), the number of test points inserted (B), the number of test points whose values can be set up by a proper enabling vector at the primary inputs (C), and the number of scan paths established (D). The CPU time is measured on a SUN SPARC 5 with 128 MB of memory. In our experiments, the parameters and gain are set to ten and 0.5, respectively. For example, we inserted 137 test points in circuit s15850 to establish 244 scan paths. Among the 137 test points, an enabling vector at the primary inputs can set up two of them. Therefore, the actual number of required test points is 135. The gate size of a multiplexer is typically twice as large as a test point (an AND or an OR gate). Also, the insertion of a multiplexer requires adding two connections (one from the scan enable signal and the other from the previous scan flip-flop) to the circuit, while insertion of a test point requires only adding one connection (one from the scan enable signal). Based on this observation, we assume that the area costs of inserting a multiplexer and a test point are two and one, respectively. The area overhead in conventional multiplexed scan design is 1080 (540 2), while the area overhead using the test-point insertion method is 135 (i.e., the cost for inserting 135 test points) plus 592 (i.e., the cost for converting the remaining 296 flip-flops into multiplexed scan flip-flops). In general, the reduction of area overhead is computed using the following formula:
If we use multiplexed flip-flops, the area overhead can be approximated as . In our method, the term represents the number of test points inserted, and the term represents the number of remaining flip-flops that require a multiplexer for each of them.
The amount of saving depends on the circuit's structure, the logic-synthesis algorithm, and the test-point-insertion algorithm. In the case of s35932, as much as 83% in saving of the area overhead can be achieved. The computation time for s38584 is quite high. This is because the number of paths considered by our algorithm in this case is 270 463. Possible ways to reduce the computation time are to decrease or to have an incremental algorithm for recomputing the gains as discussed in Section III-C. The test points are inserted iteratively. We show some intermediate results (the number of established scan paths versus the number of inserted test points) for circuits s15850 and s38417 in Fig. 4 . As we can see, due to the greedy strategy, the gains of test-point insertion are high in the beginning and then gradually decrease. 
IV. TIMING-DRIVEN SCAN PATH DESIGN BY TEST-POINT INSERTION
Due to its low overhead, the partial-scan design methodology has become popular as a major DFT technique for sequential circuits. A cycle-breaking strategy [11] and several associated algorithms [8] , [24] for partial-scan designs were proposed in which the selection of flip-flops was aimed at breaking the cyclic structure of the circuit. Using this approach, a sequential ATPG program can achieve much better performance (in terms of both fault coverage and run times) for the resulting partial-scan circuits while still maintaining a relatively low area overhead. The cycle-breaking problem (i.e., the feedback vertex set problem) is NP-complete [16] , [22] . Thus, various heuristics are used to select flip-flops [24] .
Although partial scan has a lower overhead in terms of area, that may not be the case when we consider timing issues. In [20] , a timing-driven partial-scan flip-flop selection algorithm was proposed. There, flip-flops with a slack time less than the propagation delay of a multiplexer are not allowed for selection, even if they have high gains for breaking cycles. As a result, the number of selected flip-flops for breaking cycles is usually larger than that selected by algorithms without considering timing issues. Moreover, there are circuits that have no cycle-breaking solutions without degrading the performance. We enhance the timing-driven partial-scan design methodology [20] by combining the cycle-breaking algorithm and the testpoint-insertion method. As we show below, our objective is to establish scan paths by utilizing the functional logic through the nontiming-critical regions of the circuits.
If we scan a flip-flop by converting it to a multiplexed scan flip-flop, where the slack time of the flip-flop is less than the propagation delay of a multiplexer, such a conversion will result in timing degradation. However, by incorporating the test-point-insertion technique, we may still scan the flip-flop without any timing penalty. For example, Fig. 5(a) shows a portion of a sequential circuit, where the bold lines denote the critical path. If we scan the flip-flop by inserting a multiplexer directly behind , we will increase the critical delay, which results in timing degradation, as shown in Fig. 5(b) . However, there exists a combinational path from to . To make this combinational path a scan path, all of the side inputs and must have sensitizing values in the test mode. To assure this, we insert a test point (OR gate) on . However, we cannot insert a test point at without degrading the performance, since is on a critical path. Instead, we can insert a test point (AND gate) at , which in turn will induce a sensitizing value zero at . The insertion of test points at and causes no timing violation and establishes a scan path from to . The result is shown in Fig. 5(c) . The above transformation has two disadvantages. First, since the scan path is from to , we have to scan too in order to have a connected scan chain. In the partialscan environment, scanning might not help break cycles. Also, there is no guarantee that we can scan without timing degradation. Second, the number of side inputs requiring test points may be large, and the area overhead may be significant. For example, in Fig. 6(a) , we have to insert four test points at and in order to have a scan path from to .
To overcome these disadvantages, we consider the insertion of multiplexers as well. However, the multiplexers need not be placed immediately behind the flip-flops. We insert them at connections with enough slack times. If necessary, we also insert test points at the corresponding side inputs to sensitize the scan path. For example, in Fig. 6(a) , we insert a multiplexer at and a test point at to establish a scan path to . The result is shown in Fig. 6(b) . Notice that, using the above transformation, the predecessor of in the scan chain need not be and can be any other flip-flop.
A. Topological Feasibility Analysis
Given a flip-flop (selected by the cycle-breaking algorithm) for scan, we derive the following formula to check if we can scan it without timing degradation. For simplicity, we assume that a gate has one of the following five types: AND, OR, INV, FLIP-FLOP, or INPUT. The propagation delays of a multiplexer, a two-input AND, and a two-input OR are , and , respectively. The slack time of a connection is denoted as slack , while the gate type gate_type is the gate type of 's source gate. The fan-in denotes the set of fan-ins of 's source gate.
To scan a flip-flop, some connection in its fan-in cone has to carry the signal from the scan chain. Such a signal is denoted as scan . Also, to avoid timing degradation, some connections have to be set to one or zero. For example, to convert the circuit in Fig. 6(a) to (b), we assign a constant value zero at and assign as the scan . Thus, we can define cost value in the following as the area cost of assigning a connection as value, where value is scan , one, or zero.
In (2) , shown at the bottom of the page, if the slack time of is greater than the propagation delay of a multiplexer, we simply insert a multiplexer, and the cost is the area of a multiplexer. Otherwise, we recursively check if we can use (one of 's fan-ins) to be part of the scan path (i.e., assigning it as scan ) and make other fan-ins ( ) have sensitizing values (i.e., assigning them to one or zero). Since there may exist multiple solutions, we choose the one with a minimal area overhead. Notice that if the gate type of is FLIP-FLOP, the cost will be since it has no fan-ins to allow further recursion. Equations (3) and (4), shown at the bottom of the page, are defined similarly. For a flip-flop with fan-in connection , if the cost function cost scan is less than , we can scan this flip-flop without timing degradation.
The selection of scan flip-flops and the insertion of test points are done sequentially. It is important to keep track of the created scan paths and make sure that the subsequent insertions will not destroy the previous efforts. That is, there are some connections that have constant values associated with them due to the previous insertions. We classify them into two categories: desired constants and side-effect constants. For example, in Fig. 7(a) test mode, we can insert an AND gate at (i.e., set to zero), insert an AND gate at (i.e., set to zero), or insert an OR gate at (i.e., set to one). Assume that the slack times of and do not satisfy the requirement, while the slack time of does. A test point can be inserted at [ Fig. 7(b) ]. As a result, we have and . Among them, and are desired constants [as shown in the bold line of Fig. 7(b) ] while is a side-effect constant. To preserve the efforts of this insertion, the desired constants should not be changed by subsequent test-point insertions. On the other hand, we are free to change the constant values of side-effect constants.
There is a problem in using the recursive operations defined above. That is, when a test point is inserted at a connection , the slack times of gates in 's fan-in or fan-out cone may be affected. Consequently, the function slack is not a constant value but depends on the decisions made in the previous recursions. For example, in Fig. 8 , if we insert a test point at , it is split into two connections and . The arrival time of some gates in the fan-out cone of will be delayed, while the required time of some gates in the fan-in cone of will be decreased. In other words, the slack time of these gates will decrease due to the insertion. As a result, taking such an update into account will result in a very complicated process. To simplify this problem, we restrict the application of recursion only to the nonreconvergent fan-in regions as defined below. With this restriction, we do not have to update the slack times during the recursion, and the result is guaranteed to be correct. Notice that since we restrict our solution space to the nonreconvergent fan-in regions, the obtained solution might be suboptimal. Definition 1: Given a connection , we define its nonreconvergent fan-in region to be a set of connections in its fan-in cone, such that each connection has exactly one path to .
See the circuit in Fig. 9 for illustration. The dotted region is the nonreconvergent fan-in region of the connection . Notice that although the gate has two fan-outs and , there is only one path from to passing through . As a result, the connections and are in the nonreconvergent fan-in region of . On the other hand, since the gate has two paths to , the connections and are not in the nonreconvergent fan-in region of .
Lemma 1: The nonreconvergent fan-in region of a connection forms a tree rooted at .
Proof: Let NRFR denote the nonreconvergent fan-in region of . It is obvious that NRFR , and we can prove by contradiction that NRFR is connected. Since it is connected and each connection has exactly one path to , we know that NRFR must be a tree rooted at . Theorem 1: Given a connection , when applying (2)-(4) for computing cost scan , if we restrict the recursion only on the connections that are inside 's nonreconvergent fan-in region, multiple test-point insertions will not affect the slack time of a gate at the same time. As a result, we do not have to update the slack time during the recursions.
Proof: Assume that a multiplexer or test points are inserted at connections using (2)- (4) recursively. First, we show that will not be in 's fan-in cone, for . Since the nonreconvergent fan-in region is a tree, if is in 's fan-in cone, then has no effect on . This is because has only one path to , and this path is blocked by . Consequently, it is redundant. But since the test points inserted during the recursion have to be irredundant, we conclude that will not be in 's fan-in cone. Since none of the test points will be in the others' fan-in or fan-out cones, we do not have to update the slack time during the recursion.
The nonreconvergent fan-in region of a connection can be constructed in linear time in terms of its size by using breadth-first traversal from the connection toward the inputs.
B. Timing-Driven Partial-Scan Algorithm
The overall algorithm that integrates a cycle-breaking algorithm and our test-point insertion is shown in Fig. 10 . The cycle-breaking algorithm we used is originally from [24] and then was modified in [20] . It consists of two major steps: graph reduction and heuristic selection. In the graph-reduction step, there are five operations. The first three (source operation, sink operation, self-loop operation) are exactly the same as those given in [24] , while the last two reduction operations (unit-in and unit-out operation) are modified to take into account the slack times of the flip-flops. In the heuristic selection step, the algorithm chooses the one with maximal total number of fan-ins and fan-outs. For more details, refer to [20 and [24] .
In our algorithm, the procedure examines the topological structure of the given circuit and builds the flip-flop connectivity graph excluding selfloops. Given a flip-flop ff selected by the procedure , performs testpoint insertion analysis as described in (2)-(4) and tries to find a solution without degrading performance to scan ff in the nonreconvergent fan-in regions of ff. If such a solution exists, it always finds it and returns the set of test points. The algorithm then inserts appropriate MUX, AND, or OR gates into the circuit and performs an incremental static timing analysis for the next run. If no solutions without degrading performance exist, it returns "NULL," and the algorithm marks this flip-flop and instructs the procedure to choose another one. This first whole loop continues until no cycles are left in the resulting graph or all flip-flops left have been marked. If cycles in still exist, we know there are no solutions without degrading performance for this circuit. The algorithm then enters the second while loop and uses the procedure iteratively to select a flip-flop with minimal timing degradation using the equations similar to those described in (2)-(4).
C. Experimental Results
We have implemented a system, named TPTIME, based on the SIS-1.2 package. The experimental results for a number of ISCAS89 and MCNC91 sequential benchmarks and the experimental setup are described as follows.
All of the circuits are first optimized by SIS script and then mapped for minimal delay. Since we target the timing-driven partial-scan design, it is more reasonable to optimize the original circuits for minimal delay. The longest delay of the optimized circuit is used as the circuit timing constraint. The technology library is used for mapping and it is based on the and from the SIS-1.2 package. We choose because the current implementation can only handle primitive gates. To facilitate test-point insertion (adding AND, OR, and MUX gates into the circuit), we appended three entries in the technology library in order to perform static timing analysis in SIS-1.2. Each library cell's drive(g) is set to 0.2, and the input capacitive load is set to one. In other words, adding one fanout will result in an extra 0.2-ns delay. For example, inserting a multiplexer at a connection will decrease its slack time by 2.2, since its block delay is 2.0 and the extra 0.2 is due to the fan-out of the multiplexer. For more details of the technology library specification, please refer to [1] .
The statistics of the SIS-1.2 optimized circuits are shown in Table II . Notice that the test input might have many fan-outs (connected to test points and multiplexers), and its capacitive load will be large to cause timing problems if we use the static timing analysis. However, in the mission (normal) mode, since the value of is fixed to one, the paths from to test points or multiplexers are false paths. So we should disable the paths originating from during the static timing analysis.
Three different experiments were performed for each optimized circuit. First, we ran the Lee-Reddy [24] cyclebreaking (CB) algorithm, which does not take timing into account. Second, we ran the timing-driven cycle-breaking (TD-CB) algorithm shown in [20] . Third, we ran our program (TPTIME), which is based on the algorithm shown in Fig. 10 . The results are shown in Table III . For each experiment, we report the number of selected flip-flops and the area and delay of the resulting circuit. Since no cycles exist for circuits s208, s420, s838, s1196, and s1238, no overhead is incurred for all three cases. We will exclude them from the following discussion. Without taking timing into account, the first method (CB) selected fewer flip-flops and had a smaller area overhead, but all of the tested circuits have timing degradation ranging from 2.2 to 16.4%. On the other hand, the TD-CB algorithm selected more flip-flops and had a larger area overhead, but the timing degradations for the tested circuits are smaller, ranging from 0.0 to 16.4%. Our method (TPTIME) incorporates the test-point-insertion technique to scan a timing-critical flip-flop. Compared to CB, TPTIME has a larger area overhead due to the extra AND or OR gates. However, compared to TD-CB, since the number of selected flip-flops is in general smaller, the area overhead may be smaller. For example, for circuit s1423, the area overheads for designs produced by TPTIME and TD-CB are 6.1 and 11.2%, respectively. In terms of timing degradation, our method TPTIME obtains the best results among the three methods. In most cases, there is no timing degradation at all.
V. TEST STRATEGY
Testing of the test logic is addressed in [10] , where the idea in [21] is extended to synthesize a fault-tolerant test machine such that when it merges with the machine under test, a fault in the test logic has predictable effect on the state transition of the composite machine. However, the target implementation is for two-level PLA circuits, and the effectiveness is shown by only a few small circuits with up to seven flip-flops.
In this section, we discuss how to test a circuit with a scan chain whose portion has been established by inserting test points. Similar to the test application procedure for conventional scan designs, the test contains two parts: one tests the scan chain and the other (i.e., ATPG phase) tests the functional logic.
Typically, to test the scan chain in a conventional scan design, applying a periodically alternating sequence (01 010 101 ) to the scan chain in the test mode will suffice. This is because a stuck-at-one (zero) fault that affects the functionality of a scan chain forces the scan-out data's having a tailing ones (zeroes) sequence [23] . By checking the existence of a tailing ones or zeroes sequence in the scan-out data, the scan chain can be tested.
However where is the total number of flip-flops in the 's fan-in cone. That is, a fault in a scan design with test points inserted does not necessarily force the scan-out data's having a tailing ones or zeroes sequence. We give an example in Section V-A and discuss how to generate a more robust sequence to test the scan chain.
To test the functional logic, test vectors are generated by ATPG in the same way as in the conventional full-or partialscan environment. When test vectors are scanned into flip-flops and test responses are scanned out from flip-flops in the test mode, we have to set a value of zero at the test input and the enabling vector (see Section III-B) at the primary inputs in order to activate the desired values at the inserted test points so that the scan chain can be fully established.
In testing the scan chain, certain faults in the functional logic can also be tested without using conventional ATPG. We will address such cases in Section V-B. Section V-C discusses the testing of the extra test logic.
A. Alternating Zeroes and Ones Sequence
In the conventional scan design (using multiplexed D flipflops), before testing the combinational portion of the circuit, sequential elements (including flip-flops and a scan chain) have to be tested first. To test flip-flops' functionality (i.e., to check if they can correctly latch the incoming data), a periodically alternating zeroes and ones sequence (01 010 101 ) containing both zero-to-one and one-to-zero transitions will suffice. Moreover, to test the integrity of a scan chain (i.e., to check if test patterns can be shifted serially into flip-flops), the same sequence can also serve the purpose. This is because a stuckat-zero or a stuck-at-one fault in the scan chain forces the scan-out data's having a tailing ones or zeroes sequence, and thus causes discrepancies between the scan-in and scan-out data.
In a scan design with test points inserted, however, the above periodically alternating sequence may not suffice. For example, Fig. 11 shows two sequential circuits: one using conventional multiplexed scan design [ Fig. 11(a) ] and the other with one test point inserted [ Fig. 11(b) ]. This test point is used to assert a value of zero at the connection in the test mode, so that the path from to can be sensitized. Note that in Fig. 11(a) , a stuck-at-one fault at the connection between and forces the flip-flop to have a value of one permanently during scan, so that the scan-out data must have a tailing ones sequence. On the other hand, the scan path from to in Fig. 11(b) goes through the functional logic. If the connection is stuck at zero, the path (from to ) is no longer sensitized. The input function of becomes instead of . To detect the difference, we have to introduce at flip-flops a pattern that is a min-term of the function (i.e., ). In other words, we need to have a pattern (00) at flip-flops in order to detect the fault. Since the periodically alternating sequence (01 010 101 ) does not contain the (00) pattern, in this case it cannot detect the stuck-at-zero fault at the connection . We refer to the function as the error signature for the stuck-at-zero fault at the connection .
To overcome this problem, we should not apply a periodical sequence. Previously, the reason for having a periodical sequence was not only that it is sufficient to test the conventional scan chain but also that it is easier to apply and observe. Instead, in testing a scan chain with test points inserted, we apply a pseudorandom sequence, which can be generated efficiently. Before generating a pseudorandom sequence, a fault list containing all the stuck-at faults that affect the functionality of the scan chain has to be constructed. To check if a stuck-at fault affects the functionality of the scan chain during the test mode, we perform fault simulation to see if all scan paths are sensitized in the presence of this fault. If there exists a scan path that cannot be sensitized, we add this fault into the fault list. For example, in Fig. 11(b) , the stuck-at-zero fault at the connection corrupts the scan path from to . It is added into the fault list. On the other hand, the stuck-atone fault at the connection does not affect the functionality of the scan chain. Therefore, it is not in the fault list.
Then, during the pseudorandom sequence generation, we perform fault simulation again for the faults in the fault list to check if they can be detected or not by the generated pseudorandom sequence. For example, when the sequence contains a subsequence (00), the stuck-at-zero fault at the connection is tested and can be removed from the fault list. The total length of the generated sequence depends on the probability of being able to generate min-terms in the error signature functions of the faults in the fault list. Using the fault simulation, as soon as we cover all the faults in the fault list or the fault coverage is high enough, we terminate the sequence.
Besides using a pseudorandom sequence to test the scan chain, we also can employ a deterministic sequence generation process (similar to the conventional ATPG). The goal is to generate min-terms in the error signature functions. Integration of the deterministic sequence generation with pseudorandom sequence generation is desirable, but it will not be discussed here.
B. Testing Faults Without ATPG
In testing a scan chain, certain faults in the functional logic can be tested without using ATPG vectors. These are the faults that will affect the correctness of a scan chain. Fig. 12 shows a portion of a sequential circuit. A scan path from to is established through the functional logic by assigning zero to and one to (note that no test points are inserted; however, the scan path goes through the functional logic). If a fault in the fan-in cone of corrupts this scan path, then during the scan chain testing phase (Section V-A), the scanin and scan-out data will be different and the fault can be detected. In Fig. 12 , there are seven faults ( stuck at one and stuck at zero or stuck at one) that will corrupt the scan path from to . For example, if the connection is stuck at one, the value of will always be one, regardless of the value of . When we scan in the pseudorandom sequence, we will observe a sequence with tailing ones as the scan-out signal in the presence of this fault.
The faults that can be detected in this way depend on the circuit structure and the chosen scan paths. Integration of this feature more closely with the scan design is desirable but is not discussed here.
C. Testing Test Points
Next, we consider how to test the faults in the test logic (caused by the inserted test points). For simplicity, we assume that an AND gate is inserted, as shown in Fig. 13 . Note that after the insertion of a test point, a connection in the original circuit corresponds now to three different connections , , and . The purpose of inserting this test point is to have a value of zero at in the test mode ( ). Among the six stuck-at faults of these three connections, the faults stuck at one and stuck at one affect the correctness of the scan chain. Thus, they can be detected during the scan chain testing phase. For the remaining faults (i.e., stuck at zero, stuck at one, stuck at zero, and stuck at zero), since they do not affect the correctness of the scan chain, they should be targeted at the ATPG phase (assuming a value of one at ).
VI. CONCLUSIONS AND FUTURE WORK
We proposed a low-overhead scan design methodology that employs the test-point-insertion technique to establish scan paths through the functional logic. Applications to both full-and partial-scan designs for reducing either area or timing overhead are addressed, and the experimental results demonstrate its usefulness.
We also show a new methodology to test the scan chain under this new method. This is important because the established scan chain goes through the functional logic. Moreover, by testing the scan chain, we show that certain faults that affect the correctness of the scan chain can be tested before the application of scan tests.
Future work includes performing further experiments to investigate the possible reduction in layout overhead using this methodology and integrating this method into the logicsynthesis process.
